General Information
10
points.A
Given the timing parameters in the table below, what are the propagation delay and contamination delay of this circuit?
(DO NOT include units in your answer!)
Gate | tPD (ns) | tCD (ns) |
---|---|---|
XOR | 2 | 1.5 |
INV1 | 1.5 | 1 |
AND2 | 3 | 2 |
Propagation delay (ns) = __ A01 __
A01 = ?
Contamination delay (ns): __ A02 __
A02 = ?
B
Consider the logic diagram below, which takes 4 inputs {a, b, c, d} and computes two outputs {x, y}. Using the tPD information for the gate components shown in the table below, compute the tPD for the circuit.
Gate | tpd (ns) |
---|---|
XNOR2 | 5.5 |
AND2 | 3.5 |
OR2 | 2.5 |
INV | 1.0 |
tPD (ns) = __ B01 __
- B01 = ?
C
(DO NOT include units in your answer!)
Consider the sequential circuit below, which includes registers made of D flip flops, in addition to combinational logic. All registers share a common clock, which is not shown. The squares that begin with R
denote registers. The stars that begin with CL
denote combinational logic. The table below contains the propagation delay and contamination delay of the components.
Component | tPD | tCD | tSETUP | tHOLD |
---|---|---|---|---|
R1 | 2 ps | 1 ps | 2 ps | 1 ps |
R2 | 2 ps | 2 ps | 1 ps | 2 ps |
R3 | 1 ps | 1 ps | 6 ps | 1 ps |
CL1 | 3 ps | 2 ps | N/A | N/A |
CL2 | 2 ps | 1 ps | N/A | N/A |
- C01 = ?
- C02 = ?
- C03 = ?
Component | tPD | tCD | tSETUP | tHOLD | Price (USD) |
---|---|---|---|---|---|
R1-New | 1 ps | 1 ps | 2 ps | 1 ps | 1.5 |
R2-New | 2 ps | 2 ps | 1 ps | 1 ps | 2.0 |
R3-New | 1 ps | 1 ps | 1 ps | 4 ps | 5.0 |
CL1-New | 2 ps | 2 ps | N/A | N/A | 1.0 |
CL2-New | 2 ps | 2 ps | N/A | N/A | 4.0 |
Minimum money spent ($): __ C04 __
- C04 = ?
Name(s) of replacement(s) purchased: __ C05 __
- C05 = ?
D
(DO NOT include units in your answer!)
In the following circuit, the registers have a clk-to-q delay of 6ns and setup times of 5ns. NOT gates have a delay of 3ns, AND and OR gates have a delay of 7ns, and the "Black Box" logic component has a delay of 9ns.
What is the maximum allowable hold time of the registers? __ D01 __ (ns)
- D01 = ?
What is the minimum acceptable clock period for this circuit? __ D02 __ (ns)
- D02 = ?
E
Consider the following circuit, where A
, B
, and C
are inputs and Out1
is the output:
Find the simplest (least gates used) Boolean expression that represents the same logic as above.
~
, AND by *
, and OR by +
. That is also the order of presence.+
and *
but do NOT add spaces between ~
and the letter.
- E01 = ?
Consider the unsimplified circuit. Say our OR gates take 5 ns each, the AND gates take 2 ns, and the NOT gates take 1 ns. In addition, the registers have setup time 2 ns and clk-2-q 3 ns. How long is our critical path in ns? (do NOT include units of measurement in your answer!) __ E02 __
- E02 = ?