SystemVerilog Verification Using UVM
===

Chapters (to be based on <UVM 1.2 User's Guide>)
---
- [UVM Study](/qJ3hScyJRmWfs9PQmgmXCA)
- [UVM Sequence](/TKmV3hoKQP-CF0bsUfyPoQ)
- [UVM_EVENT_POOL](/gUcNZWbPQEeyU5xVFqNg0g)
- [UVM RAL](/3wshCcsDRBCX401-nfUy3w?both)
- [UVM Questions](/jAcZnPl-Rl68gmU2JcYcTQ)

# Know-how
## from SiFive
- `Config` should be centralized for easily debugging
- `sequence` should be executed in `body()`

Referenced codes
---
- :notes: **Interview problem on `SiFive`:** [A simplified UVM TB for verifiying some opcode](https://www.edaplayground.com/x/cwH9)
- :notes: **Other completed UVM TB:** [APB](https://www.edaplayground.com/x/dUK)
- Debugging UVM environment: https://learnuvmverification.com/index.php/2016/05/22/debugging-uvm-environment/

Other studies
---
- [Validation on RISC-V processor](/OIi8728QT1SQVQmZoubYqQ)