verilog
digital design
邏輯設計
邏設
數位邏輯設計
This website contains verliog tutorials and lab infomations.
Please read the tutorials before you start the labs.
以下是這學期關於 Verilog 的教材和課堂守則,請各位在寫 Lab 之前,先把下面的介紹看完,相信在做 Lab 時,會更加流暢。
Discussion with your classmates is allowed, but do not share your code to other studens😡.
If you have any question, feel free to open a discussion on ILMS.
Copy (or plagiarizing) is not allowed. You will get 0 point in this course.
同學可以互相討論作業,但嚴禁共享 Code
問題盡量在 ilms 討論區上發問與討論
凡是抓到抄襲,抄襲者及被抄襲者皆當掉
WorkStation