Reference: - [RISCV spec](https://riscv.org/technical/specifications/) ## 非特權指令集 最基本的指令集為 `RV32I Base Integer Instruction Set`,分為四個形式:R, I, S, U,之後又有了兩個擴充集:B, J  ------------------- ## 特權指令集 ### Control and Status Register (CSRs) ### Machine-Level ISA ### Supervisor-Level ISA 這邊著重討論 `supervisor-level` - Supervisor Status Register, `sstatus`  - `SIE` - `SPIE` - `UBE` - `SPP` - `VS` - `FS` - `XS` - `SUM` - `MXR` - `SD`
×
Sign in
Email
Password
Forgot password
or
By clicking below, you agree to our
terms of service
.
Sign in via Facebook
Sign in via Twitter
Sign in via GitHub
Sign in via Dropbox
Sign in with Wallet
Wallet (
)
Connect another wallet
New to HackMD?
Sign up