/* D 锁存器（D Latch）Verilog */

module DLatch (
input wire en, // 使能信号
input wire d,
output reg q
);
always @(*) begin
if (en)
q = d;
end
endmodule