# SoC Lab [SoC Lab1 -- HLS Multiplier](https://hackmd.io/@liyuan-chang/SoC_Lab1) [SoC Lab2 -- HLS FIR](https://hackmd.io/@liyuan-chang/SoC_Lab2) [SoC Lab3 -- Verilog FIR](https://hackmd.io/@liyuan-chang/SoC_Lab3) [SoC Lab4 -- Caravel FIR](https://hackmd.io/@liyuan-chang/SoC_Lab4) [SoC Lab5 -- Caravel FPGA](https://hackmd.io/@liyuan-chang/SoC_Lab5) [SoC Lab6 -- WorkLoad Optimize SOC (WLOS) Baseline](https://hackmd.io/@liyuan-chang/SoC_Lab6)
×
Sign in
Email
Password
Forgot password
or
By clicking below, you agree to our
terms of service
.
Sign in via Facebook
Sign in via Twitter
Sign in via GitHub
Sign in via Dropbox
Sign in with Wallet
Wallet (
)
Connect another wallet
New to HackMD?
Sign up