Pieapplej

@Pieapplej

Joined on Mar 14, 2022

  • Starting with 1In1Out RFNoC Module For mutiple I/O realization, please take the following link. There are more details about the whole system as well. Programming FPGA on USRP 2944R/Ettus X310 with UHD & RFNoc -- II Problem Collection for USRP Preliminary This project is going to migrate DSP based on Verilog onto NI-USRP 2944R. Since the development tool is different from vivado, which I'm more familiar with. Hoping this starting guide can help any newer to USRP. Introduction
     Like 1 Bookmark
  • 以下展示如何使用ILA並讀取PYNQ環境下產生的訊號。 環境 vivado 2019.1 PYNQ 實現 以下使用SPI module做示範。
     Like 1 Bookmark
  • 此專案將展示如何在zedboard平台上實現DMA,並透過Jupyter控制PS來使用DMA,實現PS與PL之間互動。 DMA簡介 傳統外部存取記憶體,需要透過CPU中繼後才能進去RAM。實際上中繼這步驟, CPU收到存儲Interrupt後,會將資料複製進cache,再寫入新位置。而這些存取要求對CPU來說將會是個負擔,理由為 1.外部設備可能操作時脈異於CPU。 2.CPU本身不用介入傳送,無須取指,取值,除存等動作。 3.Interrupt令CPU需要停下當前動作。 Direct Memory Access(DMA)為硬體對硬體,令外部設備得以直接存取RAM而不用透過CPU之技術。為此我們會需要DMA控制器(它本身就是一個硬體)
     Like 1 Bookmark
  • 1.FFT Basic SL-廣義 > 級數 > complex > transform 廣義 用正交函數表示f(x) Cn為f(x)與$\varphi$單位內積結果,可理解成當f(x)用$\varphi$(x)表示時,base $\varphi$的比重,再更簡易可以理解成單位轉換。 以下舉例f(x)=t, 0<t<1
     Like 2 Bookmark
  • Mutilple I/O RFNoC module Since 1In,1Out Rfnoc development has been done. Right now we can have a gain module in FPAG controlled by GunRadio. If you haven't seen this, the links are down below. Workflow for single I/O module: Programming FPGA on USRP 2944R/Ettus X310 with UHD & RFNoc -- I Problems so far: Problem Collection for USRP On this page, we are going to implement multiple input and output ports on the RFNoC module with custom FPGA logic. However, having some knowledge about RFNoc frame is necessary before we start coding. 0. Brief of RFNoC Architecture As the following figure, we can roughly divide the whole USRP workflow into several parts. For people that developing functions with USRP, we especially focus on FPGA and General-Purpose Processors(GPP).
     Like 1 Bookmark
  • If gnuradio unfound the rfnoc module, that may due to incorrect programming of .v file. [WARNING] [X300] For the 192.168.10.2 connection, UHD recommends a receive frame size of at least 8000 for best performance, but your configuration will only allow 1472. The link rate for GigE is 1427, while it's 8000 for 10GigE. https://files.ettus.com/manual/page_transport.html [ERR] 1 Unresolved connection(s) Check icore.yml. There's must be port connected incorrect.
     Like 1 Bookmark