# VLSI 電路設計筆記目錄
* [Back to Catalog](https://hackmd.io/RyjHxoVyQ5WGlCkf7YndbQ?both)
* Source :
* Class Vedio + PPT[target=_blank]
# Overview
* [Unit 1 : MOS Transistors](https://hackmd.io/TiZ_kLEHTwO9Rf7AanPduA)
* [Unit 2 : CMOS Logic Gates - Part 1](https://hackmd.io/zQ59_rZyTI--KMZlYF6o1A)
* [Unit 3 : CMOS Logic Gates - Part 2](https://hackmd.io/I4craIC-Tmq7PIYxhE86lA)
* [Unit 4 : CMOS Logic Gates - Part 3](https://hackmd.io/hkGDnP9xRJKQxsDpdUgoEw)
* [Unit 5 : CMOS Fabrication vs Layout](https://hackmd.io/vssCC_RYTomcymK_khuGpg)
* [Unit 6 : Design Methodologies](https://hackmd.io/P9zDvixYT2-_Bo8VkgAWSg)
* [Unit 7 : CMOS Technologies](https://hackmd.io/i8HLmPp7Rb-3F5MTFEKE1Q)
* [Unit 8 : CMOS Process Enhancement - Part 1](https://hackmd.io/vYDC5iLMRB-Xs4MPvRj7tw)
* [Unit 9 : CMOS Process Enhancement - Part 2](https://hackmd.io/cQKERkXzQB2RvXejaS4xgQ)
* [Unit 10 : CMOS Layout - Part 1](https://hackmd.io/imcs2GPuRsSgZ91wWHg8iw)
* [Unit 11 : CMOS Layout - Part 2](https://hackmd.io/IbfCQBmRTEq3SIUdl8oWwQ)
* [Unit 12 : CMOS Layout - Part 3](https://hackmd.io/5H0hNc-GSPOQ6InvQS-hAg)
* [Unit 13 : Devices - Part 1](https://hackmd.io/nR9Oy5XGSzK-5P3AXgVYbg)
* [Unit 14 : Devices - Part 2](https://hackmd.io/w8PYSbz8RXO1redfXwriSA)
* [Unit 15 : Devices - Part 3 (3-1 & 3-2)](https://hackmd.io/SJCwcxrOR2q6aZ_eobdymw)
* [Unit 16 : Devices - Part 4](https://hackmd.io/mCm5tiC1RAKmbw5YxYDnew)
* [Unit 17 : Devices - Part 5](https://hackmd.io/J6tRA12PQk2a8aDx8jsIRQ)
{"metaMigratedAt":"2023-06-15T20:23:31.285Z","metaMigratedFrom":"YAML","title":"VLSI 電路設計筆記目錄","breaks":true,"description":"Back to Catalog","contributors":"[{\"id\":\"2875bdb0-203c-45fa-9f07-b78b8c6c1502\",\"add\":2481,\"del\":612}]"}