# femtoRV environment build ###### tags:`RISC-V` `2022 Computer Architecture` ###### contributed by <[YongDa Su](https://github.com/YongDaSu/2022ComputerArchitecture/tree/main/Lab02)> ### step1. 下載 verilator & iverilog & OpenGL library ```linux= $ sudo apt-get install verilator $ sudo apt-get install iverilog $ sudo apt-get install libglfw3 libglfw3-dev #for SSD1351 ``` ### step2. ```linux= $ git clone https://github.com/BrunoLevy/learn-fpga ``` 進入`learn-fpga/FemtoRV/RTL/CONFIGS` 修改`bench_config.v` ```linux //`define NRV_FEMTORV32_QUARK // RV32I (the most elementary femtorv) //`define NRV_FEMTORV32_ELECTRON // RV32IM //`define NRV_FEMTORV32_INTERMISSUM // RV32IMzCSR `define NRV_FEMTORV32_GRACILIS // RV32IMCzCSR //`define NRV_FEMTORV32_PETITBATEAU // WIP RF32F !! //`define NRV_FEMTORV32_TESTDRIVE ``` 回到 `learn-fpga/FemtoRV` ```linux= $ make BENCH.firmware_config ``` 到`learn-fpga/FemtoRV/FIRMWARE/EXAMPLES/` ```linux= $ make hello_bench.baremetal.elf $ make hello_bench.hex ``` 回到 `learn-fpga/FemtoRV` ```linux= $ make BENCH ``` 執行範例程式
×
Sign in
Email
Password
Forgot password
or
By clicking below, you agree to our
terms of service
.
Sign in via Facebook
Sign in via Twitter
Sign in via GitHub
Sign in via Dropbox
Sign in with Wallet
Wallet (
)
Connect another wallet
New to HackMD?
Sign up