1.Design Compiler:RTL轉GateLevel 2.IC Compiler:把GateLevel轉成GDS2給晶圓廠 3.VCS:Simulation使用同Modelsim 4.Verdi:把fsdb跟RTL送入可進行程式debug 5.Calibre:把合成後的RTL送入進行DRC比對確認
×
Sign in
Email
Password
Forgot password
or
By clicking below, you agree to our
terms of service
.
Sign in via Facebook
Sign in via Twitter
Sign in via GitHub
Sign in via Dropbox
Sign in with Wallet
Wallet (
)
Connect another wallet
New to HackMD?
Sign up